

High-Efficiency Adaptive DC/AC Converter

1. Field of the Invention

The present invention is directed to a DC to AC power converter circuit. More particularly, the present invention provides a high efficiency controller circuit that regulates power delivered to a load using a zero-voltage-switching technique. General utility for the present invention is found as a circuit for driving one or more Cold Cathode Fluorescent Lamps (CCFLs), however, those skilled in the art will recognize that the present invention can be utilized with any load where high efficiency and precise power control is required.

2. Description of Related Art

Figure 1 depicts a convention CCFL power supply system 10. The system broadly includes a power supply 12, a CCFL driving circuit 16, a controller 14, a feedback loop 18, and one or more lamps CCFL associated with an LCD panel 20. Power supply 12 supplies a DC voltage to circuit 16, and is controlled by controller 14, through transistor Q3. Circuit 16 is a self-resonating circuit, known as a Royer circuit. Essentially, circuit 16 is a self-oscillating dc to ac converter, whose resonant frequency is set by L1 and C1, and N1-N4 designate transformer windings and number of turns of the windings. In operation, transistors Q1 and Q2 alternately conduct and switch the input voltage across windings N1 and N2, respectively. If Q1 is conducting, the input voltage is placed across winding N1. Voltages with corresponding polarity will be placed across the other windings. The induced voltage in N4 makes the base of Q2 positive, and Q1 conducts with very little voltage drop between the collector and emitter. The induced voltage at N4 also holds Q2 at cutoff. Q1 conducts until the flux in the core of TX1 reaches saturation.

1 Upon saturation, the collector of Q1 rises rapidly (to a value determined by the base
2 circuit), and the induced voltages in the transformer decrease rapidly. Q1 is pulled further out of
3 saturation, and V_{CE} rises, causing the voltage across N1 to further decrease. The loss in base
4 drive causes Q1 to turn off, which in turn causes the flux in the core to fall back slightly and
5 induces a current in N4 to turn on Q2. The induced voltage in N4 keeps Q1 conducting in
6 saturation until the core saturates in the opposite direction, and a similar reversed operation takes
7 place to complete the switching cycle.

8 Although the inverter circuit 16 is composed of relatively few components, its proper
9 operation depends on complex interactions of nonlinearities of the transistors and the
10 transformer. In addition, variations in C1, Q1 and Q2 (typically, 35% tolerance) do not permit
11 the circuit 16 to be adapted for parallel transformer arrangements, since any duplication of the
12 circuit 16 will produce additional, undesirable operating frequencies, which may resonate at
13 certain harmonics. When applied to a CCFL load, this circuit produces a "beat" effect in the
14 CCFLs, which is both noticeable and undesirable. Even if the tolerances are closely matched,
15 because circuit 16 operates in self-resonant mode, the beat effects cannot be removed, as any
16 duplication of the circuit will have its own unique operating frequency.

17 Some other driving systems can be found in U.S. patents: 5,430,641; 5,619,402;
18 5,615,093; 5,818,172. Each of these references suffers from low efficiency, two-stage power
19 conversion, variable-frequency operation, and/or load dependence. Additionally, when the load
20 includes CCFL(s) and assemblies, parasitic capacitances are introduced, which affects the
21 impedance of the CCFL itself. In order to effectively design a circuit for proper operation, the
22 circuit must be designed to include consideration of the parasitic impedances for driving the
23 CCFL load. Such efforts are not only time-consuming and expensive, but it is also difficult to

1 yield an optimal converter design when dealing with various loads. Therefore, there is a need to
2 overcome these drawbacks and provide a circuit solution that features high efficiency, reliable
3 ignition of CCFLs, load-independent power regulation and single frequency power conversion.

4 SUMMARY OF THE INVENTION

5 Accordingly, the present invention provides an optimized system for driving a load,
6 obtains an optimal operation for various LCD panel loads, thereby improving the reliability of
7 the system.

8 Broadly defined, the present invention provides A DC/AC converter circuit for
9 controllably delivering power to a load, comprising an input voltage source; a first plurality of
10 overlapping switches and a second plurality of overlapping switches being selectively coupled to
11 said voltage source, the first plurality of overlapping switches defining a first conduction path,
12 the second plurality of overlapping switches defining a second conduction path. A pulse
13 generator is provided to generate a pulse signal. Drive circuitry receives the pulse signal and
14 controls the conduction state of the first and second plurality of switches. A transformer is
15 provided having a primary side and a secondary side, the primary side is selectively coupled to
16 the voltage source in an alternating fashion through the first conduction path and, alternately,
17 through the second conduction path. A load is coupled to the secondary side of the transformer.
18 A feedback loop circuit is provided between the load and the drive circuitry that supplies a
19 feedback signal indicative of power being supplied to the load. The drive circuitry alternates the
20 conduction state of the first and second plurality of switches, and the overlap time of the
21 switches in the first plurality of switches, and the overlap time of the switches in the second
22 plurality of switches, to couple the voltage source to the primary side based at least in part on the
23 feedback signal and the pulse signal.

1 The drive circuitry is constructed to generate a first complimentary pulse signal from the
2 pulse signal, and a ramp signal from the pulse signal. The pulse signal is supplied to a first one
3 of the first plurality of switches to control the conduction state thereof, and the ramp signal is
4 compared with at least the feedback signal to generate a second pulse signal, where a
5 controllable conduction overlap condition exists between the conduction state of the first and
6 second switches of the first plurality of switches. The second pulse signal is supplied to a second
7 one of the first plurality of switches and controlling the conduction state thereof. The drive
8 circuitry further generates a second complimentary pulse signal based on the second pulse signal,
9 wherein said first and second complimentary pulse signals control the conduction state of a first
10 and second ones of the second plurality of switches, respectively. Likewise, a controllable
11 conduction overlap condition exists between the conduction state of the first and second switches
12 of the second plurality of switches.

13 In method form, the present invention provides a method for controlling a zero-voltage
14 switching circuit to deliver power to a load comprising the steps of supplying a DC voltage
15 source; coupling a first and second transistor defining a first conduction path and a third and
16 fourth transistor defining a second conduction path to the voltage source and a primary side of a
17 transformer; generating a pulse signal to having a predetermined pulse width; coupling a load to
18 a secondary side of said transformer; generating a feedback signal from the load; and controlling
19 the feedback signal and the pulse signal to determine the conduction state of said first, second,
20 third and fourth transistors.

21 In the first embodiment, the present invention provides a converter circuit for delivering
22 power to a CCFL load, which includes a voltage source, a transformer having a primary side and
23 a secondary side, a first pair of switches and a second pair of switches defining a first and second

1 conduction path, respectively, between the voltage source and the primary side, a CCFL load
2 circuit coupled to the secondary side, a pulse generator generating a pulse signal, a feedback
3 circuit coupled to the load generating a feedback signal, and drive circuitry receiving the pulse
4 signal and the feedback signal and coupling the first pair of switches or the second pair of
5 switches to the voltage source and the primary side based on said pulse signal and said feedback
6 signal to deliver power to the CCFL load.

7 Additionally, the first embodiment provides a pulse generator that generates a pulse
8 signal having a predetermined frequency. The drive circuitry includes first, second, third and
9 fourth drive circuits; and the first pair of switches includes first and second transistors, and the
10 second pair of switches includes third and fourth transistors. The first, second, third and fourth
11 drive circuits are connected to the control lines of the first, second, third and fourth transistors,
12 respectively. The pulse signal is supplied to the first drive circuit so that the first transistor is
13 switched in accordance with the pulse signal. The third drive circuit generates a first
14 complimentary pulse signal and a ramp signal based on the pulse signal, and supplies the first
15 complimentary pulse signal to the third transistor so that the third transistor is switched in
16 accordance with the first complimentary pulse signal. The ramp signal and the feedback signal
17 are compared to generate a second pulse signal. The second pulse signal is supplied to the
18 second drive circuit so that the second transistor is switched in accordance with the second pulse
19 signal. The fourth driving circuit generates a second complementary pulse signal based on the
20 second pulse signal and supplies the second complementary pulse signal to the fourth transistor
21 so that the fourth transistor is switched in accordance with the second complimentary pulse
22 signal. In the present invention, the simultaneous conduction of the first and second transistors,
23 and the third and fourth transistors, respectively, controls the amount of power delivered to the

1 load. The pulse signal and the second pulse signal are generated to overlap by a controlled
2 amount, thus delivering power to the load along the first conduction path. Since the first and
3 second complementary pulse signals are generated from the pulse signal and second pulse signal,
4 respectively, the first and second complementary pulse signals are also generated to overlap by a
5 controlled amount, power is delivered to the load along the second conduction path, in an
6 alternating fashion between the first and second conduction paths.

7 Also, the pulse signal and first complementary pulse signal are generated to be
8 approximately 180° out of phase, and the second pulse signal and the second complementary
9 signal are generated to be approximately 180° out of phase, so that a short circuit condition
10 between the first and second conduction paths is avoided

11 In addition to the converter circuit provided in the first embodiment, the second
12 embodiment includes a flip-flop circuit coupled to the second pulse signal, which triggers the
13 second pulse signal to the second drive signal only when the third transistor is switched into a
14 conducting state. Additionally, the second embodiment includes, a phase-lock loop (PLL) circuit
15 having a first input signal from the primary side and a second input signal using the feedback
16 signal. The PLL circuit compares the phase difference between these two signals and supplies a
17 control signal to the pulse generator to control the pulse width of the pulse signal based on the
18 phase difference between the first and second inputs.

19 In both embodiments, the preferred circuit includes the feedback control loop having a
20 first comparator for comparing a reference signal with the feedback signal and producing a first
21 output signal. A second comparator is provided for comparing said first output signal with the
22 ramp signal and producing said second pulse signal based on the intersection of the first output
23 signal and the ramp signal. The feedback circuit also preferably includes a current sense circuit

1 receiving the feedback signal and generating a trigger signal, and a switch circuit between the
2 first and second comparator, the switch circuit receiving the trigger signal and generating either
3 the first output signal or a predetermined minimum signal, based on the value of the trigger
4 signal. The reference signal can include, for example, a signal that is manually generated to
5 indicate a desired power to be delivered to the load. The predetermined minimum voltage signal
6 can include a programmed minimum voltage supplied to the switches, so that an overvoltage
7 condition does not appear across the load.

8 Likewise, in both embodiments described herein, an overcurrent protection circuit can be
9 provided that receives the feedback signal and controls the pulse generator based on the value of
10 said feedback signal. An overvoltage protection can be provided to receive a voltage signal from
11 across the load and the first output signal and compare the voltage signal from across the load
12 and the first output signal, to control the pulse generator based on the value of the voltage signal
13 from across the load.

14 It will be appreciated by those skilled in the art that although the following Detailed
15 Description will proceed with reference being made to preferred embodiments and methods of
16 use, the present invention is not intended to be limited to these preferred embodiments and
17 methods of use. Rather, the present invention is of broad scope and is intended to be limited as
18 only set forth in the accompanying claims.

19 Other features and advantages of the present invention will become apparent as the
20 following Detailed Description proceeds, and upon reference to the Drawings, wherein like
21 numerals depict like parts, and wherein:

22 Brief Description of the Drawings

23 Figure 1 is a conventional DC/AC converter circuit;

Figure 2 is one preferred embodiment of a DC/AC converter circuit of the present invention;

Figure 2a-2f is an exemplary timing diagram of the circuit of Figure 2;

Figure 3 is another preferred embodiment of a DC/AC converter circuit of the present invention;

Figure 3a-3f is an exemplary timing diagram of the circuit of Figure 3; and

Figures 4a-4f depict emulation diagrams for the circuits shown in Figures 2 and 3.

Detailed Description of the Invention

While not wishing to be bound by example, the following Detailed Description will proceed with reference to a CCFL panel as the load for the circuit of the present invention.

However, it will be apparent that the present invention is not limited only to driving one or CCFLs, rather, the present invention should be broadly construed as a power converter circuit and methodology independent of the particular load for a particular application.

As an overview, the present invention provides circuitry to controllably deliver power to a load using feedback signals and pulse signals to adjust the ON time of two pairs of switches. When one pair of switches are controllably turned ON such that their ON times overlap, power is delivered to a load (via a transformer), along a conduction path defined by the pair of switches. Likewise, when the other pair of switches are controllably turned ON such that their ON times overlap, power is delivered to a load (via a transformer), along a conduction path defined by other pair of switches. Thus, by selectively turning ON switches and controlling the overlap between - switches, the present invention can precisely control power delivered to a given load. Additionally, the present invention includes over-current and over-voltage protection circuits, which discontinues power to the load in the event of a short circuit or open circuit condition.

Moreover, the controlled switching topology described herein enables the circuit to operate irrespective of the load, and with a single operating frequency independent of the resonant effects of the transformer arrangement. These features are discussed below with reference to the drawings.

The circuit diagram shown in Fig. 2 illustrates one preferred embodiment of a phase-shift, full-bridge, zero-voltage-switching power converter of the present invention. Essentially, the circuit shown in Figure 2 includes a power source 12, a plurality of switches 80 arranged as diagonal pairs of switches defining alternating conduction paths, drive circuitry 50 for driving each of the switches, a frequency sweeper 22 which generates a square wave pulse to the drive circuitry 50, a transformer TX1 (with an associated resonant tank circuit defined by the primary side of TX1 and C1) and a load. Advantageously, the present invention also includes an overlap feedback control loop 40 which controls the ON time of at least one of each pair of switches, thereby permitting controllable power to be delivered to the load.

A power source 12 is applied to the system. Initially, a bias/reference signal 30 is generated for the control circuitry (in control loop 40) from the supply. Preferably, a frequency sweeper 22 generates a 50% duty-cycle pulse signal, starting with an upper frequency and sweeping downwards at a pre-determined rate and at pre-determined steps (i.e., square wave signal of variable pulse width). The frequency sweeper 22 preferably is a programmable frequency generator, as is known in the art. The pulse signal 90 (from the sweeper 22) is delivered to B_Drive (which drives the Switch_B, i.e., controls the gate of Switch_B), and is delivered to A_Drive, which generates a complementary pulse signal 92 and a ramp signal 26. The complementary pulse signal 92 is approximately 180° out of phase with pulse signal 90, and the ramp signal 26 is approximately 90° out of phase with pulse signal, as will be described

below. The ramp signal is preferably a sawtooth signal, as shown in the Figure. The ramp signal 26 is compared with the output signal 24 (referred to herein as CMP) of the error amplifier 32, through comparator 28, thus generating signal 94. The output signal 94 of the comparator 28 is likewise a 50% duty pulse delivered to C_Drive to initiate the turning on of Switch_C which, in turn, determines the amount of overlap between the switches B and C, and switches A and D. Its complimentary signal (phased approximately 180°) is applied to Switch_D, via D_Drive. It will be understood by those skilled in the art that circuits Drive_A – Drive_D are connected to the control lines (e.g., gate) of Switch_A – Switch_D, respectively, which permits each of the switches to controllably conduct, as described herein. By adjusting the amount of overlap between switches B, C and A, D, lamp-current regulation is achieved. In other words, it is the amount of overlapping in the conduction state of the pairs of switches that determines the amount of power processed in the converter. Hence, switches B and C, and switches A and D, will be referred to herein as overlapping switches.

While not wishing to be bound by example, in this embodiment, B_Drive is preferably formed of a totem pole circuit, generic low-impedance op-amp circuit, or emitter follower circuit. C_Drive is likewise constructed. Since both A_Drive and D_Drive are not directly connected to ground (i.e., floating), it is preferred that these drives are formed of a boot-strap circuit, or other high-side drive circuitry known in the art. Additionally, as stated above, A_Drive and D_Drive include an inverter to invert (i.e., phase) the signal flowing from B_Drive and C_Drive, respectively.

High-efficiency operation is achieved through a zero-voltage-switching technique. The four MOSFETs (Switch_A – Switch_D) 80 are turned on after their intrinsic diodes (D1 – D4) conduct, which provides a current flowing path of energy in the transformer/capacitor (TX1/C1)

1 arrangement, thereby ensuring that a zero voltage is across the switches when they are turned on.
2 With this controlled operation, switching loss is minimized and high efficiency is maintained.
3

4 The preferred switching operation of the overlapping switches 80 is shown with reference
5 to the timing diagrams of Figures 2a-2f. Switch_C is turned off at certain period of the
6 conduction of both switches B and C (Figure 2f). The current flowing in the tank (refer to Fig.
7 2) is now flowing through diode D4 (Figure 2e) in Switch_D, the primary of transformer, C1,
8 and Switch_B, after Switch_C is turned off, thereby resonating the voltage and current in
9 capacitor C1 and the transformer as a result of the energy delivered when switches B and C were
10 conducting (Figure 2f). Note that this condition must occur, since an instantaneous change in
11 current direction of the primary side of the transformer would violate Faraday's Law. Thus,
12 current must flow through D4 when Switch_C turns off. Switch_D is turned on after D4 has
13 conducted. Similarly, Switch_B is turned off (Figure 2a), the current diverts to Diode D1
14 associated with Switch_A before Switch_A is turned on (Figure 2e). Likewise, Switch_D is
15 turned off (Figure 2d), and the current is now flowing now from Switch_A, through C1, the
16 transformer primary and Diode D3. Switch_C is turned on after D3 has conducted (Figure 2e).
17 Switch_B is turned on after Switch_A is turned off which allows the diode D2 to conduct first
18 before it is turned on. Note that the overlap of turn-on time of the diagonal switches B,C and
19 A,D determines the energy delivered to the transformer, as shown in Figure 2f.

20 In this embodiment, Figure 2b shows that the ramp signal 26 is generated only when
21 Switch_A is turned on. Accordingly, Drive_A, which generates the ramp signal 26, preferably
22 includes a constant current generator circuit (not shown) that includes a capacitor having an
23 appropriate time constant to create the ramp signal. To this end, a reference current (not shown)

1 is utilized to charge the capacitor, and the capacitor is grounded (via, for example a transistor
2 switch) so that the discharge rate exceeds the charge rate, thus generating the sawtooth ramp
3 signal 26. Of course, as noted above, this can be accomplished by integrating the pulse signal
4 90, and thus, the ramp signal 26 can be formed using an integrator circuit (e.g., op-amp and
5 capacitor).

6 In the ignition period, a pre-determined minimum overlap between the two diagonal
7 switches is generated (i.e., between switches A,D and B,C). This gives a minimum energy from
8 the input to the tank circuit including C1, transformer, C2, C3 and the CCFL load. Note that the
9 load can be resistive and/or capacitive. The drive frequency starts at a predetermined upper
10 frequency until it approaches the resonant frequency of the tank circuit and equivalent circuit
11 reflected by the secondary side of the transformer, a significant amount of energy is delivered to
12 the load where the CCFL is connected. Due to its high-impedance characteristics before
13 ignition, the CCFL is subjected to high voltage from the energy supplied to the primary side.
14 This voltage is sufficient to ignite the CCFL. The CCFL impedance decreases to its normal
15 operating value (e.g., about 100Kohm to 130Kohm), and the energy supplied to the primary side
16 based on the minimum-overlap operation is no longer sufficient to sustain a steady state
17 operation of the CCFL. The output of the error amplifier 26 starts its regulating function to
18 increase the overlap. It is the level of the error amplifier output determines the amount of the
19 overlap. For example:

20 Referring to Figures 2b and 2c and the feedback loop 40 of Figure 2, it is important to
21 note that Switch_C is turned on when the ramp signal 26 (generated by Drive_A) is equal to the
22 value of signal CMP 24 (generated by error amplifier 32), determined in comparator 28. This is
23 indicated as the intersection point 36 in Figure 2b. To prevent a short circuit, switches A,B and

C,D must never be ON simultaneously. By controlling the CMP level, the overlap time between switches A,D and B,C regulates the energy delivered to the transformer. To adjust the energy delivered to the transformer (and thereby adjust the energy delivered to the CCFL load), switches C and D are time-shifted with respect to switches A and B, by controlling the error amplifier output, CMP 24. As can be understood by the timing diagrams, if the driving pulses from the output of comparator 28 into switches C and D are shifted to the right by increasing the level of CMP, an increase in the overlap between switches A,C and B,D is realized, thus increasing the energy delivered to the transformer. In practice, this corresponds to the higher-lamp current operation. Conversely, shifting the driving pulses of switches C and D to the left (by decreasing the CMP signal) decreases the energy delivered.

To this end, error amplifier 32 compares the feedback signal FB with a reference voltage REF. FB is a measure of the current value through the sense resistor R_s , which is indicative of the total current through the load 20. REF is a signal indicative of the desired load conditions, e.g., the desired current to flow through the load. During normal operation, $REF=FB$. If, however, load conditions are intentionally offset, for example, from a dimmer switch associated with an LCD panel display, the value of REF will increase/decrease accordingly. The compared value generates CMP accordingly. The value of CMP is reflective of the load conditions and/or an intentional bias, and is realized as the difference between REF and FB (i.e., $REF-FB$).

To protect the load and circuit from an open circuit condition at the load (e.g., open CCFL lamp condition during normal operation), the FB signal is also preferably compared to a reference value (not shown and different from the REF signal described above) at the current sense comparator 42, the output of which defines the condition of switch 28, discussed below. This reference value can be programmable, and/or user-definable, and preferably reflects the

1 minimum or maximum current permitted by the system (for example, as may be rated for the
2 individual components, and, in particular, the CCFL load). If the value of the feedback FB
3 signal and the reference signal is within a permitted range (normal operation), the output of the
4 current sense comparator is 1 (or, HIGH). This permits CMP to flow through switch 38, and the
5 circuit operates as described herein to deliver power to the load. If, however, the value of the FB
6 signal and the reference signal is outside a predetermined range (open circuit or short circuit
7 condition), the output of the current sense comparator is 0 (or, LOW), prohibiting the CMP
8 signal from flowing through the switch 38. (Of course, the reverse can be true, in which the
9 switch triggers on a LOW condition). Instead a minimal voltage V_{min} is supplied by switch 38
10 (not shown) and applied to comparator 28 until the current sense comparator indicates
11 permissible current flowing through R_s . Accordingly, switch 38 includes appropriate
12 programmable voltage selection V_{min} for when the sense current is 0. Turning again to Figure
13 2b, the effect of this operation is a lowering of the CMP DC value to a nominal, or minimum,
14 value (i.e., $CMP = V_{min}$) so that a high voltage condition is not appearing on the transformer
15 TX1. Thus, the crossover point 36 is shifted to the left, thereby decreasing the amount of overlap
16 between complementary switches (recall Switch_C is turned ON at the intersection point 36).
17 Likewise, current sense comparator 42 is connected to the frequency generator 22 to turn the
18 generator 22 off when the sense value is 0 (or some other preset value indicative of an open-
19 circuit condition). The CMP is fed into the protection circuit 62. This is to shut off the frequency
20 sweeper 22 if the CCFL is removed during operation (open-circuit condition).

21 To protect the circuit from an over-voltage condition, the present embodiment preferably
22 includes protection circuit 60, the operation of which is provided below (the description of the
23 over current protection through the current sense comparator 42 is provided above). The circuit

60 includes a protection comparator 62 which compares signal CMP with a voltage signal 66 derived from the load 20. Preferably, voltage signal is derived from the voltage divider C2 and C3 (i.e., in parallel with load 20), as shown in Figure 2. In the open-lamp condition, the frequency sweeper continues sweeping until the OVP signal 66 reaches a threshold. The OVP signal 62 is taken at the output capacitor divider C2 and C3 to detect the voltage at the output of the transformer TX1. To simplify the analysis, these capacitors also represent the lump capacitor of the equivalent load capacitance. The threshold is a reference and circuit is being designed so that the voltage at the secondary side of the transformer is greater than the minimum striking voltage (e.g., as may be required by the LCD panel) while less than the rated voltage of the transformer. When OVP exceeds the threshold, the frequency sweeper stops the frequency sweeping. Meanwhile, the current-sense 42 detects no signal across the sense resistor Rs. Therefore the signal at 24, the output of a switch block 38, is set to be at minimum value so that minimum overlap between switches A,C and B,D is seen. Preferably, a timer 64 is initiated once the OVP exceeds the threshold, thereby initiating a time-out sequence. The duration of the time-out is preferably designed according to the requirement of the loads (e.g., CCFLs of an LCD panel), but could alternately be set at some programmable value. Drive pulses are disabled once the time-out is reached, thus providing safe-operation output of the converter circuit. That is, circuit 60 provides a sufficient voltage to ignite the lamp, but will shut off after a certain period if the lamp is not connected to the converter, so that erroneous high voltage is avoided at the output. This duration is necessary since a non-ignited lamp is similar to an open-lamp condition.

Figures 3 and 3a-3f depict another preferred embodiment of the DC/AC circuit of the present invention. In this embodiment, the circuit operates in a similar manner as provided in Figure 2 and Figures 2a-2f, however this embodiment further includes a phase lock loop circuit

(PLL) 70 for controlling the frequency sweeper 22, and a flip-flop circuit 72 to time the input of a signal into C_Drive. As can be understood by the timing diagrams, if the 50% driving pulses of switches C and D are shifted to the right by increasing the level of CMP, an increase in the overlap between switches A,C and B,D is realized, thus increasing the energy delivered to the transformer. In practice, this corresponds to the higher-lamp current operation (as may be required, e.g., by a manual increase in the REF voltage, described above). Conversely, shifting the driving pulses of switches C and D to the left (by decreasing the CMP signal) decreases the energy delivered. The phase-lock-loop circuit 70 maintains the phase relationship between the feedback current (through R_s) and tank current (through TX1/C1) during normal operation, as shown in Figure 3. The PLL circuit 70 preferably includes input signals from the tank circuit (C1 and the primary of TX1) signal 98 and R_s (FB signal, described above). Once the CCFL is ignited, and the current in the CCFL is detected through R_s , the PLL 70 circuit is activated which locks the phase between the lamp current and the current in the primary resonant tank (C1 and transformer primary). That is, the PLL is provided to adjust the frequency of the frequency sweeper 22 for any parasitic variations such as temperature effect, mechanical arrangement like wiring between the converter and the LCD panel and distance between the lamp and metal chassis of LCD panel that affect the capacitance and inductance. Preferably, the system maintains a phase difference of 180 degrees between the resonant tank circuit and the current through R_s (load current). Thus, irrespective of the particular load conditions and/or the operating frequency of the resonant tank circuit, the system finds an optimal operation point.

The operation of the feedback loop of Figure 3 is similar to the description above for Figure 2. However, as shown in Figure 3b, this embodiment times the output of an initiating signal through C_Drive through flip-flop 72. For instance, during normal operation, the output

1 of the error amplifier 32 is fed through the controlled switch block 38 (described above),
2 resulting in signal 24. A certain amount of overlap between switches A,C and B,D is seen
3 through comparator 28 and flip-flop 72 which drives switches C and D (recall D_Drive produces
4 the complementary signal of C_Drive). This provides a steady-state operation for the CCFL
5 (panel) load. Considering the removal of the CCFL (panel) during the normal operation, CMP
6 rises to the rail of output of the error amplifier and triggers the protection circuit immediately.
7 This function is inhibited during the ignition period.

8 Referring briefly to Figures 3a-3f, the triggering of switches C and D, through C-Drive
9 and D_Drive, is, in this embodiment, alternating as a result of the flip-flop circuit 72. As is
10 shown in Figure 3b, the flip-flop triggers every other time, thereby initiating C_Drive (and,
11 accordingly, D_Drive). The timing otherwise operates in the same way as discussed above with
12 reference to Figure 2a-2f.

13 Referring now to Figures 4a-4f, the output circuit of Figure 2 or 3 is emulated. For
14 example, Fig.4a shows that at 21V input, when the frequency sweeper approaches 75.7KHz
15 (0.5us overlapping), the output is reaching 1.67KVp-p. This voltage is insufficient to turn on the
16 CCFL if it requires 3300Vp-p to ignite. As the frequency decreases to say 68KHz, the minimum
17 overlap generates about 3.9KVp-p at the output, which is sufficient to ignite the CCFL. This is
18 illustrated in Fig. 4b. At this frequency, the overlap increases to 1.5us gives output about
19 1.9KVp-p to operate the 130Kohm lamp impedance. This has been shown in Fig. 4c. As
20 another example, Figure 4d illustrates the operation while the input voltage is 7V. At
21 71.4KHz, output is 750Vp-p before the lamp is striking. As the frequency decreases, the output
22 voltage increases until the lamp ignites. Figure 4e shows that at 65.8KHz, the output reaches
23 3500Vp-p. The regulation of the CCFL current is achieved by adjusting the overlap to support

1 130Kohm impedance after ignition. The voltage across the CCFL is now 1.9KVp-p for a
2 660Vrms lamp. This is also illustrated in Fig. 4f. Although not shown, the emulation of the
3 circuit of Figure 3 behaves in a similar manner.

4 It should be noted that the difference between the first and second embodiments (i.e., by
5 the addition of the flip flop and the PLL in Figure 3) will not effect the overall operational
6 parameters set forth in Figure 4a-4f. However, the addition of the PLL has been determined to
7 account for non-ideal impedances that develop in the circuit, and may be added as an alternative
8 to the circuit shown in Figure 2. Also, the addition of the flip-flop permits the removal of the
9 constant current circuit, described above.

10 Thus, it is evident that there has been provided a high efficiency adaptive DC/AC
11 converter circuit that satisfies the aims and objectives stated herein. It will be apparent to those
12 skilled in the art that modifications are possible. For example, although the present invention has
13 described the use of MOSFETs for the switched, those skilled in the art will recognize that the
14 entire circuit can be constructed using BJT transistors, or a mix of any type of transistors,
15 including MOSFETs and BJTs. Other modifications are possible. For example, the drive
16 circuitry associated with Drive_B and Drive_D may be comprised of common-collector type
17 circuitry, since the associated transistors are coupled to ground and are thus not subject to
18 floating conditions. The PLL circuit described herein is preferably a generic PLL circuit 70, as is
19 known in the art, appropriately modified to accept the input signal and generate the control
20 signal, described above. The pulse generator 22 is preferably a pulse width modulation circuit
21 (PWM) or frequency width modulation circuit (FWM), both of which are well known in the art.
22 Likewise, the protection circuit 62 and timer are constructed out of known circuits and are
23 appropriately modified to operate as described herein. Other circuitry will become readily

- 1 apparent to those skilled in the art, and all such modifications are deemed within the spirit and
- 2 scope of the present invention, only as limited by the appended claims.